

US005680318A

United States Patent [19]

Gregory et al.

[11] Patent Number:

5,680,318

[45] Date of Patent:

Oct. 21, 1997

[54] SYNTHESIZER FOR GENERATING A LOGIC NETWORK USING A HARDWARE INDEPENDENT DESCRIPTION

[75] Inventors: Brent L. Gregory, Sunnyvale; RussellB. Segal, Mountain View, both of Calif.

[73] Assignee: Synopsys Inc., Mountain View, Calif.

[21] Appl. No.: 471,060

[22] Filed: Jun. 6, 1995

Related U.S. Application Data

[63] Continuation of Ser. No. 632,439, Dec. 21, 1990, abandoned.

[51]	Int. Cl. ⁶	G06F 17/50
1521	U.S. Cl	
[0]		364/400

[56] References Cited

U.S. PATENT DOCUMENTS

3,458,240 4,342,093 4,677,587 4,703,435 4,725,971 4,725,975 4,792,909 4,792,913 4,833,619 4,882,690	7/1982 6/1987 10/1987 2/1988 2/1988 12/1988 12/1988 5/1989 11/1989	Darringer et al. Doshi et al. Sasaki Serlet Buckland Shimizu Shinsa	364/578 364/900 364/489 364/578 364/900 364/491 364/602 364/489 364/489
4,882,690 4,896,272		Kurosawa	

(List continued on next page.)

OTHER PUBLICATIONS

Giovanni De Micheli, High-Level Syntheses of Digital Circuits 6-7, IEEE Design & Test of Computers (Oct. 1990). R. Camposano, From Behavior to Structure: High-Level Synthesis 8-9, IEEE Design & Test of Computers (Oct. 1990).

Giovanni De Micheli et al., *The Olympus Syntheses System* 35–53, IEEE Design & Test of Computers (Oct. 1990).

Roger Lipsett, VHDL-The Language 28-41, IEEE Design & Test (Apr. 1986).

Alfred S. Gilman, HDL-The Designer Environment 42-47, IEEE Design & Test (Apr. 1986).

Peter M. Maurer et al., Techniques For Unit-Delay Compiled Simulation 480-484, 27th ACM/IEEE Design Automation Conference, Paper 27.1 (1990).

Zhicheng Wang et al., LECSIM: A Levelized Event Driven Compiled Logic Simulator 491–496, 27th ACM/IEEE Design Automation Conference, Paper 27.3 (1990).

J. Bhasker et al., An Optimizer For Hardware Synthesis 20-36, IEEE Design & Test of Computers (Oct. 1990). Raul Camposano, Design Process Model in the Yorktown Silicon Compiler 489-494, 25th ACM/IEEE Design Automation Conference, Paper 32.3 (1988).

(List continued on next page.)

Primary Examiner—Eric Coleman Attorney, Agent, or Firm—Skjerven, Morrill, MacPherson, Franklin & Friel LLP; Forrest E. Gunnison

[57] ABSTRACT

A method and system are provided for generating a logic network using a hardware independent description means. A logic circuit synthesizer, in response to a user description specifying only signals and the circumstances under which the signals are produced, generates a logic network that generates the signals specified in the user description, e.g., a net list of logic elements, such as logic gates, high impedance drivers, level sensitive latches and edge sensitive flip-flops along with the interconnections of the logic elements. In one embodiment, the logic circuit synthesizer includes a preprocessor means and a logic circuit generator means. The preprocessor means, in response to the user description, converts signals and conditions in the user description into a structure having nodes interconnected by edges. The edges include an edge condition under which the edge is traversed. The logic circuit generator, using the structure and the edge conditions, creates a logic network that generates the signals specified in the user description.

50 Claims, 25 Drawing Sheets

Microfiche Appendix Included (3 Microfiche, 205 Pages)

